

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: **Hiroyuki OZAWA et al.**

Serial No.: **Not Yet Assigned**

Filed: **November 28, 2001**

For: **SEMICONDUCTOR INTEGRATED CIRCUIT WITH DUMMY PATTERNS**



#2 / 123
2-4-02
R156

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
Washington, D.C. 20231

November 28, 2001

Sir:

In compliance with 37 CFR 1.56, Applicants call to the attention of the Patent and Trademark Office the reference listed on the attached PTO-1449.

A copy of the reference is enclosed herewith.

In the event there are any fees due in connection with the filing of this paper, please charge Deposit Account No. 01-2340.

Respectfully submitted,
ARMSTRONG, WESTERMAN, HATTORI
MCLELAND & NAUGHTON, LLP

Mel R. Quintos
Reg. No. 31,898

Atty. Docket No.: 011589
Suite 1000, 1725 K Street, N.W.
Washington, D.C. 20006
Tel: (202) 659-2930
Fax: (202) 887-0357
MRQ/ll
Enclosures: PTO-1449; Reference (1)